Wafer-Level Chip-Scale Packaging

1. Front Matter

   Pages i-xvii

   PDF

2. Demand and Challenges for Wafer-Level Chip-Scale Analog and Power Packaging

   • Shichun Qu, Yong Liu

   Pages 1-14

3. Fan-In Wafer-Level Chip-Scale Package

   • Shichun Qu, Yong Liu

   Pages 15-38

4. Fan-Out Wafer-Level Chip-Scale Package

   • Shichun Qu, Yong Liu

   Pages 39-62

5. Stackable Wafer-Level Analog Chip-Scale Package

   • Shichun Qu, Yong Liu

   Pages 63-90

6. Wafer-Level Discrete Power Mosfet Package Design

   • Shichun Qu, Yong Liu

   Pages 91-117

7. Wafer-Level Packaging TSV/Stack Die for Integration of Analog and Power Solution

   • Shichun Qu, Yong Liu

   Pages 119-146

8. Thermal Management, Design, and Analysis for WLCSP

   • Shichun Qu, Yong Liu

   Pages 147-172

9. Electrical and Multiple Physics Simulation for Analog and Power WLCSP

   • Shichun Qu, Yong Liu

   Pages 173-225

10. WLCSP Assembly

    • Shichun Qu, Yong Liu

    Pages 227-255

11. WLCSP Typical Reliability and Test

    • Shichun Qu, Yong Liu

    Pages 257-317

12. Back Matter

    Pages 319-322

    PDF

Analog and Power Wafer Level Chip Scale Packaging presents a state-of-art and in-depth overview in analog and power WLCSP design, material characterization, reliability and modeling. Recent advances in analog and power electronic WLCSP packaging are presented based on the development of analog technology and power device integration. The book covers in detail how advances in semiconductor content, analog and power advanced WLCSP design, assembly, materials and reliability have co-enabled significant advances in fan-in and fan-out with redistributed layer (RDL) of analog and power device capability during recent years. Since the analog and power electronic wafer level packaging is different from regular digital and memory IC package, this book will systematically introduce the typical analog and power electronic wafer level packaging design, assembly process, materials, reliability and failure analysis, and material selection. Along with new analog and power WLCSP development, the roleof modeling is a key to assure successful package design. An overview of the analog and power WLCSP modeling and typical thermal, electrical and stress modeling methodologies is also presented in the book.

• Analog Technology
• Analog and Power Electronic Package
• Packaging Technology
• Power Electronics
• WLCSP Assembly
• WLCSP Design
• WLCSP Modeling
• WLCSP Reliability
• Wafer Level Chip Scale Package (WLCSP)

“Wafer Level Chip-Scale Packaging by Qu, Shichun, Liu, Yong presents good technical insights of wafer-level chip scale packaging (WLCSP) technology, suitable for both industry and academic practitioners. … It is a good reference to demonstrate the alternate wafer-level chip scale packaging, and can serve as a very informative technical reference. … The book is valuable as a learning tool for WLCSP and its clear relevance to real-world industry practices make it useful for both students and reliability practitioners.” (Chong Leong Gan and Uda Hashim, Microelectronics Reliability, August, 2015)

• Fairchild Semiconductor, San Jose, USA

  Shichun Qu

• Fairchild Semiconductor, South Portland, USA

  Yong Liu

Policies and ethics