Related Titles
- Full Description
-
This book tackles head-on the challenges of digital design in the era of billion-transistor SoCs. It discusses fundamental design concepts in design and coding required to produce robust, functionally correct designs. It also provides specific techniques for measuring and minimizing complexity in RTL code. Finally, it discusses the tradeoff between RTL and high-level (C-based) design and how tools and languages must progress to address the needs of tomorrow’s SoC designs.
- Table of Contents
-
Table of Contents
- The Challenges of Complex Design; Simplifying RTL Design; Reducing Complexity in Control
- Dominated Designs; Hierarchical State Machines; More on State Space; Verification; Reducing Complexity in Data Path Dominated Designs; Simplifying Interfaces; Complexity at the Chip Level; Raising Abstraction Above RTL; SystemVerilog Extensions; The Future of Design.
- Errata
-
If you think that you've found an error in this book, please let us know about it. You will find any confirmed erratum below, so you can check if your concern has already been addressed.
No errata are currently published
Your Cart
You don't have any books in your shopping cart yet!
Companion eBooks
Why limit yourself to one format? If you’ve purchased the print edition of most Apress titles then we’re happy to offer you the eBook edition for just $10.
User Group Program
Register your user group with Apress to take advantage of discounts on books, receive review copies, door prizes, and much, much more…
Academic Resources
Let Apress assist in the development of your academic programs and coursework.
Bulk Sales Discount
Bulk discounts apply when you buy ten or more copies of individual Apress or Friends of ED titles in either hard copy or eBook format.