Apress

Design for Manufacturability and Yield for Nano-Scale CMOS

By Charles Chiang , Jamil Kawa

Design for Manufacturability and Yield for Nano-Scale CMOS Cover Image

  • ISBN13: 978-1-4020-5187-6
  • 281 Pages
  • User Level: Science
  • Publication Date: June 15, 2007
  • Available eBook Formats: PDF
  • eBook Price: $159.00
Buy eBook Buy Print Book Add to Wishlist
Full Description
Design for Manufacturability and Yield for Nano-Scale CMOS walks the reader through all the aspects of manufacturability and yield in a nano-CMOS process and how to address each aspect at the proper design step starting with the design and layout of standard cells and how to yield-grade libraries for critical area and lithography artifacts through place and route, CMP model based simulation and dummy-fill insertion, mask planning, simulation and manufacturing, and through statistical design and statistical timing closure of the design. It alerts the designer to the pitfalls to watch for and to the good practices that can enhance a design’s manufacturability and yield. This book is a must read book the serious practicing IC designer and an excellent primer for any graduate student intent on having a career in IC design or in EDA tool development.
Table of Contents

Table of Contents

  1. List of Figures. List of Tables. Preface. Acknowledgments. 1. Introduction. 2. Random Defects. 3. Systematic yield
  2. Lithography. 4. Systematic yield
  3. Chemical Mechanical Polishing (CMP). 5. Variability & Parametric yield. 6. Design for yield. 7. Yield Prediction. 8. Conclusions. References. Index.
Errata

If you think that you've found an error in this book, please let us know about it. You will find any confirmed erratum below, so you can check if your concern has already been addressed.

* Required Fields

No errata are currently published