Overview
- Authors:
-
-
C. Thomas Gray
-
North Carolina State University, Raleigh, USA
-
Wentai Liu
-
North Carolina State University, Raleigh, USA
-
Ralph K. Cavin
-
North Carolina State University, Raleigh, USA
Access this book
Other ways to access
Table of contents (8 chapters)
-
Front Matter
Pages i-xviii
-
- C. Thomas Gray, Wentai Liu, Ralph K. Cavin III
Pages 1-12
-
- C. Thomas Gray, Wentai Liu, Ralph K. Cavin III
Pages 13-44
-
- C. Thomas Gray, Wentai Liu, Ralph K. Cavin III
Pages 45-60
-
- C. Thomas Gray, Wentai Liu, Ralph K. Cavin III
Pages 61-86
-
- C. Thomas Gray, Wentai Liu, Ralph K. Cavin III
Pages 87-123
-
- C. Thomas Gray, Wentai Liu, Ralph K. Cavin III
Pages 125-137
-
- C. Thomas Gray, Wentai Liu, Ralph K. Cavin III
Pages 139-182
-
- C. Thomas Gray, Wentai Liu, Ralph K. Cavin III
Pages 183-186
-
Back Matter
Pages 187-206
About this book
The quest for higher performance digital systems for applications such as gen eral purpose computing, signal/image processing, and telecommunications and an increasing cost consciousness have led to a major thrust for high speed VLSI systems implemented in inexpensive and widely available technologies such as CMOS. This monograph, based on the first author's doctoral dissertation, con centrates on the technique of wave pipelining as one method toward achieving this goal. The primary focus of this monograph is to provide a coherent pre sentation of the theory of wave pipelined operation of digital circuits and to discuss practical design techniques for the realization of wave pipelined circuits in the CMOS technology. Wave pipelining can be applied to a variety of cir cuits for increased performance. For example, many architectures that support systolic computation lend themselves to wave pipelined realization. Also, the wave pipeline design methodology emphasizes the role of controlled clock skew in extracting enhanced performance from circuits that are not deeply pipelined. Wave pipelining (also known as maximal rate pipelining) is a timing method ology used in digital systems to increase the number of effective pipeline stages without increasing the number of physical registers in the pipeline. Using this technique, new data is applied to the inputs of a combinational logic block be fore the outputs due to previous inputs are available thus effectively pipelining the combinational logic and maximizing the utilization of the logic.
