Skip to main content

Embedded Microprocessor System Design using FPGAs

  • Textbook
  • © 2021

Overview

  • Explains soft, parameterized, and hard core systems design tradeoffs
  • Demonstrates design of popular KCPSM6 8 Bit microprocessor step-by-step
  • Discusses the 32 Bit ARM Cortex-A9 and a basic processor is synthesized
  • Covers design flows for both FPGA Market leaders Nios II Altera/Intel and MicroBlaze Xilinx system
  • Describes Compiler-Compiler Tool development
  • Includes a substantial number of Homework’s and FPGA exercises and design projects in each chapter

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 49.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 64.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 99.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (11 chapters)

Keywords

About this book

This textbook for courses in Embedded Systems introduces students to necessary concepts, through a hands-on approach. It gives a great introduction to FPGA-based microprocessor system design using state-of-the-art boards, tools, and microprocessors from Altera/Intel® and Xilinx®. HDL-based designs (soft-core), parameterized cores (Nios II and MicroBlaze), and ARM Cortex-A9 design are discussed, compared and explored using many hand-on designs projects. Custom IP for HDMI coder, Floating-point operations, and FFT bit-swap are developed, implemented, tested and speed-up is measured.  Downloadable files include all design examples such as basic processor synthesizable code for Xilinx and Altera tools for PicoBlaze, MicroBlaze, Nios II and ARMv7 architectures in VHDL and Verilog code, as well as the custom IP projects.  Each Chapter has a substantial number of short quiz questions, exercises, and challenging projects.

  • Explains soft, parameterized, and hard core systems design tradeoffs;
  • Demonstrates design of popular KCPSM6 8 Bit microprocessor step-by-step;
  • Discusses the 32 Bit ARM Cortex-A9 and a basic processor is synthesized;
  • Covers design flows for both FPGA Market leaders Nios II Altera/Intel and MicroBlaze Xilinx system;
  • Describes Compiler-Compiler Tool development;
  • Includes a substantial number of Homework’s and FPGA exercises and design projects in each chapter.

Authors and Affiliations

  • Tallahassee, USA

    Uwe Meyer-Baese

About the author

Dr. Uwe Meyer-Baese received his BSEE, MSEE, and Ph.D. "Summa cum Laude" from the Darmstadt University of Technology in 1987, 1989, and 1995, respectively. He is now a Full Professor in the ECE Department at Florida State University. He holds 3 patents, has published over 130 journal and conference papers, 9 books, and supervised more than 60 master and Ph.D. thesis projects in the real-time DSP/FPGA area. In 2003, he was awarded the “Habilitation” (venia legendi) by the Darmstadt University of Technology. He is PI and CO-PI of projects valued more than 9 million USD. His research is funded by NIH, NSF, FSU, DOD, Harris, SUN microsystems, Altera, Xilinx and the State of Florida. He is author of the best-selling textbook on DSP with FPGAs by Springer Verlag sold over 20K copies. He received in 1997 the Max-Kade Award in Neuroengineering, the Outstanding Teaching Award from Florida State University in 2008, the Best Presentation Award from SPIE in 2006, Who’s Who in Science member in2005,  and the Humboldt Research Award in 2009.  Dr. Meyer-Baese has been promoted by the Institute of Electrical and Electronics Engineers (IEEE) to Senior Member status in 2013.

Bibliographic Information

  • Book Title: Embedded Microprocessor System Design using FPGAs

  • Authors: Uwe Meyer-Baese

  • DOI: https://doi.org/10.1007/978-3-030-50533-2

  • Publisher: Springer Cham

  • eBook Packages: Engineering, Engineering (R0)

  • Copyright Information: Springer Nature Switzerland AG 2021

  • Hardcover ISBN: 978-3-030-50532-5Published: 16 March 2021

  • Softcover ISBN: 978-3-030-50535-6Published: 17 March 2022

  • eBook ISBN: 978-3-030-50533-2Published: 15 March 2021

  • Edition Number: 1

  • Number of Pages: XVI, 509

  • Number of Illustrations: 58 b/w illustrations, 152 illustrations in colour

  • Topics: Circuits and Systems, Cyber-physical systems, IoT, Processor Architectures

Publish with us