Low Power Networks-on-Chip

By Cristina Silvano , Marcello Lajolo , Gianluca Palermo

  • eBook Price: $119.00
Buy eBook Buy Print Book

Low Power Networks-on-Chip Cover Image

With power consumption now a key design constraint, recent years have seen growing research interest in these networks as an architectural solution for high-speed data transfer. This single-source reference covers some of the most important design techniques.

Full Description

  • Add to Wishlist
  • ISBN13: 978-1-4419-6910-1
  • 310 Pages
  • Publication Date: October 6, 2010
  • Available eBook Formats: PDF

Related Titles

  • Information Systems and Neuroscience
Full Description
In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities. This book offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures.
Table of Contents

Table of Contents

  1. Network
  2. on
  3. Chip Power Estimation.
  4. Timing.
  5. synchronous/asynchronous communication.
  6. Network
  7. on
  8. Chip link design.
  9. Topology exploration.
  10. Network
  11. on
  12. Chip support for CMP/MPSoCs.
  13. Network design for 3D stacked logic and memory.
  14. Beyond the wired Network
  15. on
  16. Chip.

Please Login to submit errata.

No errata are currently published


    1. Modern X86 Assembly Language Programming


      View Book

    2. The Coder\'s Path to Wealth and Independence


      View Book

    3. Pro Android Web Game Apps


      View Book

    4. Thinking in LINQ


      View Book