- Full Description
In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities. This book offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures.
- Table of Contents
Table of Contents
- Chip Power Estimation.
- synchronous/asynchronous communication.
- Chip link design.
- Topology exploration.
- Chip support for CMP/MPSoCs.
- Network design for 3D stacked logic and memory.
- Beyond the wired Network
If you think that you've found an error in this book, please let us know by emailing to firstname.lastname@example.org . You will find any confirmed erratum below, so you can check if your concern has already been addressed. No errata are currently published